Pulse train generator for rocket camera by Lee, R. S.
I 
i 
P 
1 
~ 
X-614-66-37 
PULSE TRAIN GENERATOR 
FOR ROCKET CAMERA 
GPO PRICE S,- 1. 
/, 6 0  Hard copy (HC) 
Microfiche (MF) /a BY 
R O B E R T  S. LEE ff 663 Julv 65 
I 
, 
l T W I ) U I  
N66 24644 
UCCESSION NUMBER1 
(PAGES) A 
(NASA c A  0% TMX OR AD N U M I S E ~ )  
JANUARY 1966 
6ODDARD SPACE FLIGHT CENTER 
GREENBELT, MARYLAND 
P 
https://ntrs.nasa.gov/search.jsp?R=19660015355 2020-03-24T03:30:24+00:00Z
- -  
PULSE TRAIN GENERATOR FOR ROCKET CAMERA 
Robert S. Lee 
Goddard Space Flight Center 
Greenbelt, Maryland 
INTRODUCTION 
This paper describes a solid-state pulse-train generator 
to control shutter and film-advance timing of csmera experiments 
on sounding rockets. Circuit simplicity, flexibility, accuracy 
and low power-consumption were the major design objectives. 
rinal circuit configuration produces a time-sequential train of 
four shutter timing pulses of different widths, with a fixed 
interval following each shutter timing pulse to allow time for 
advancing the film. The timing cycle corzeiices when pwer is 
applied to the circuit, and recycles continuously until power 
is commanded l1OFFl1. 
The 
C. 
The output of the pulse-train generator was used to activate 
a solenoid, which in turn operated the camera shutter. The 
shutter timing was 1/20, 1/10, 1/3 and 1 second, with a fixed 
0.6-second spacing following each shutter timing pulse for 
film advance. 
The circuit described was successfully flown on NASA 
Aerobee 4.53 on October 26, 1965, and Aerobee 4.145 oii Decernber 
2, 1 9 6 5 ,  both from White Sands Missile Range, New Mexico. 
The circuit flown is shown mounted on the electronic compartment 
of the rocket in its unpotted form (Fig. 4 ) .  
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BLOCK DIAGRAM DESCRIPTION 
A s  shown in the block diagram (Fig. l), the circuit 
consists of a unijunction clock driving a 7-stage flip-flop 
counter. NAND gates are connected to this counter to obtsin 
voltage transition at the desired time to "set11 and llResetll 
an output flip-flop. 
time-sequential pulse train to control the shutter solenoid. 
This flip-flop circuit generates the 
Since the smallest timing interval is 1/20 second, a 
clock rate of 20 cps was selected to minimize the number 
of flip-flop stages necessary in the counter. Once the basic 
clock rate is chosen, the widths of the output pulses that 
may be derived must be in multiples of the clock period. 
The NPN transistor of the first NAND gate (Fig. 3 ,  schenatic 
diagram) is turned tlON1l by the first clock pulse after counter 
reset (Fig. 2) and is turned IIOFFl1 by the second clock pulse. 
This NAND gate output is differentiated and amplified, using 
the leading edge and trailing edge to rlSetrr and llResetll the 
output flip-flop respectively. This results in a 50 millisecond 
output pulse. The output flip-flop remains in the ltReset'l state 
until the second NAND gate is turned tQN1t by the 14th clock 
pulse, allowing a 0.6-second spacing between the first and 
second output pulse. The leading edge of the second NAND gats 
is used to I1SetfI the output flip-flop, and the leading edge 
of the third NAND gate - 16th clock pulse, is used to llResetll 
the output flip-flop, resulting in a 100 millisecond output 
pulse. 
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M N D  gates 4 through 7 are connected as shown in Figure 2 
to obtain output pulses of 300 and 1,000 milliseconds, with 500 
millisecond spacing between each pulse. 
are OR'ed together, as are the four "Reset" pulses, to gate 
the output flip-flop. 
The four trSetrr pulses 
Since the 7-stage slip-flop counter will not run out 
until the 128th clock pulse, NAND gate number 8 was used to 
reset the counter on clock pulse N o .  77, and the pulse train 
generator will recycle at this time. The recycling will continue 
until power is removed from the timer. 
Complementary flip-flops were used to conserve power (Fig. 
3 ) .  Should space and weight have a higher priority than power 
consumption, then micro-logic chips could be used foy not only 
the flip-flops, but the NAND gates as well. 
The complete circuit diagram is shown in Figure 3 .  N o  
detailed circuit description will be made since all circuits 
used are standard logic circuits. 
M"ICAL SPECIFICATIONS 
The circuit was packaged on three single sided prinzed 
circuit boards 4.25 inches long and 2.65 inches wide. The 
three boards stacked and potted has a height of 2.25 inches. 
It must be stated that due to time limitation no attempt was 
made to miniaturize the final package. It is cons2rvatively 
estimated that thirty percent space saving could have been 
obtained had time allowed. 
The fourteen outputs from the 7-stage flip-flop counters 
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are located on one edge of the top board, and the wiring to the 
diodes input of each NAND gate are color-coded to facilitate 
timing changes should it be necessary. 
l'Eccofoaml' potting was used because the unit is moilntecl 
1 in a pressurized compartment in the rocket where outgassing 
is not a problem. 
and random shake on all three axes. 
ELECTRICAL SPECIFICATIONS 
The unit in potted form survivded 10G sine 
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The timer has two internal power supplies to convert +28 V 
rocket battery to +15 V and +5 V. 
pulse-rate-modulated for good efficiency and regulation. 
total power required is +28 V @6m. 
an input voltage change of from+25 to +35 V and a temperature 
change of -2OOC to +6O0C. The timing accuracy of the output 
wave form is *l% with the above temperature and battery voltage 
change. The internal power supplies give this circuit a high 
degree of noise immunization, transients of up to 10 V on the 
battery line will not affect the operation of the circuit. 
CONCLUSIONS 
These power supplies are 
The 
The flight unit will tolerate 
The two rocket flights have demonstrated the reliability 
and adaptability of this circuit to rocket work. 
major design objectives were achieved. 
circuit makes it possible to obtain any reasonable pulse width 
and the simplicity of the circuit makes duplication easy. 
addition of two more flip-flops in the counter string, six output 
All of the 
The flexibility of this 
With the 
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. pulses of 1 / 2 0 ,  1/10, 1/3, 1, 3 and 10 seconds with one-second 
spacing between each pulse  may be obtained. 
For experiments where continuous recycl ing is  not necessary, 
the "Reset" RAND gate  could be used t o  activate a clamp t o  clamp 
the  clock, or  binary log ic  may be added t o  obtain any number 
of cycles  desired.  
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